This paper presents a comprehensive taxonomy of so-called second order memory devices, which include charge-controlled memcapacitors and flux-controlled meminductors, among other novel circuit elements. These devices, which are classified according to their differential and state orders, are necessary to get a complete extension of the family of classical nonlinear circuit elements (resistors, capacitors, inductors) for all possible controlling variables. Using a fully nonlinear formalism, we obtain nondegeneracy conditions for a broad class of second order mem-circuits. This class of circuits is expected to yield a rich dynamic behavior; in this regard we explore certain bifurcation phenomena exhibited by a family of circuits including a charge-controlled memcapacitor and a flux-controlled meminductor, providing some directions for future research.
Introduction
The announcement in 2008 of a nanoscale device with a memristive characteristic [1] has had a great impact in electronic engineering. Applications of memristors and other memory devices are being reported in many fields: see [2] - [16] and references therein. Since the seminal work of Chua [17] , the memristor has led to a revision of the analytical foundations of circuit theory in several directions.
One of these directions concerns the nature of the variables involved in nonlinear circuit models. In this regard, higher order devices are those which do not admit a description in terms of the fundamental circuit variables q, p, i, v [14] . Devices such as charge-controlled memcapacitors and flux-controlled meminductors [5] , or the a-p devices proposed in [3] , involve new variables, namely the integral variables a = fq = ffi or p = f<p = ffv, which are located beyond the classical limits of circuit theory (throughout the document we use the notation y = J x and z = JJx as abbreviations for y(t) = J_ Qo x(s)ds, z{t) = J_ QO (Jl QO x(r)dr)ds). The first purpose of the present paper is to extend the results discussed in [14] to accommodate these and other related devices in a systematic framework. In particular, we will clarify the variables that one can eliminate in the description of such devices; for instance, the description of a charge-controlled memcapacitor necessarily involves q but also the second order (that is, A preliminary discussion is necessary. Note that several different descriptions are possible for a given device; for instance, we may describe Chua's charge-controlled memristor [17] either by means of its flux-charge relation <P = <l>(q) (1) or, differentiating (1) ,
where M(q) = -^-is the so-called memristance. Note that (2), contrary to (1), reflects explicitly the memory effect of the memristor, which relies on the dependence of M on the variable q = J i, this way capturing the device history. Another obvious advantage of (2) over (1) is that there is no reason to keep track of both the flux and the charge as dynamic variables since their values are constrained by the relation (1) . Provided that the characteristic of a device is smooth enough (details are given below), such a differentiation process can always be carried out until i and/or v appear explicitly. If in such a description a and/or p are present, the device is said to have differential order tvjo; if they are not, but q and/or p appear explicitly, then the device is said to have differential order one. If the description only involves i and/or v, the device is said to have differential order zero. In other words, the differential order is the highest order of an integral involved in a device description in which i and/or v appear explicitly; this will be the order of the differential equation associated with the device (e.g. in a device with differential order two, the dynamical description would carry at least one of the identities a' 1 i,p" v; throughout the document we use the prime ' to denote differentiation with respect to time, and drop the argument t for ease of notation). The term "order" alone will also be used to refer to the differential order. The (differential) order of a circuit is the highest order of its devices. Regarding the smoothness of the description, in order to carry out the necessary derivations for i and/or v to appear explicitly, for a device with differential order n it is enough to assume in general that partial derivatives exist up to order n; in many cases this assumption may be relaxed.
In order to get a better understanding of this notion, think of a hypothetical "linear memristor" governed e.g. by a relation p = Rq with constant R. This also admits, by differentiation, the description v = Ri, so that the device amounts to a linear resistor. In our setting, such a "linear memristor" (which for these reasons is a contradiction in terms) would not be an order one but an order zero device (i.e. a resistor) because it admits a description just in terms of i and v.
Again in terms of a description involving i and/or v, the state order oí a device is the number of dynamic variables (namely, a, p, q, p) involved in such a description. This notion captures the number of degrees of dynamic freedom that the device introduces (alternatively, the number of initial conditions that can be arbitrarily given). Resistors, as well as voltage and current sources, have state order zero. In terms of the example above, the memristor has state order one, and this means that every memristor introduces one (not two) degree(s) of dynamic freedom, associated with the charge q (cf. [17, 19] ); by describing the device characteristic via (2) we discard the flux p. Notice that, given an initial condition q(0), we cannot give an arbitrary value to <^(0) since the latter must be given by (f>(q(0)).
Devices with order zero and one. According to the notions discussed above, devices with differential order zero are (possibly nonlinear) resistors as well as voltage and current sources, since they only involve the variables i and/or v (besides an explicit time dependence in independent sources). The key aspect is that all these devices have descriptions which do not involve either q, p or higher order variables such as a or p.
First order circuit devices are those defined by a relation among some of the fundamental variables q, p, i, v in which q and/or p appear explicitly. Capacitors and inductors, and also memristors, are first order devices. Regarding memristors, as detailed in [14] (2) can be seen as a particular instance of the fully nonlinear characteristic v = rj(q, i) which defines the so-called g-memristors. The incremental memristance is ^. The dual relation for (^-memristors has the form i = ((p,v) , the incremental memductance being ¿^ ; in particular, Chua's fluxcontrolled memristors can be described either by a map q = £(p) or, better, in the differentiated form i = W(p)v in terms of the memductance W(p) = ¿ , thus eliminating the charge q. The zero-crossing property of Chua's memristors read, in a fully nonlinear setting, as rj(q, 0) = 0 or ((p,0) = 0, respectively. Capacitors, inductors and memristors have state order one.
As detailed in subsection 3.1 below, voltage-controlled memcapacitors and current-controlled meminductors are also first order devices, since in general their characteristics can be written in the form q = u (p, v) or p = 9(q, i); the zero-crossing property read for them u(p, 0) = 0 and 9(q,0) = 0, respectively. These devices have state order two since their characteristics involve both q and p.
3 Second order circuit devices
Second order devices
Beyond the first order setting, higher order devices involve additional variables such as the second integrals a, p of the branch current and voltage. With the use of these additional variables we may accommodate e.g. the charge-controlled memcapacitors or flux-controlled meminductors of [5] and their fully nonlinear counterparts described later. Second order devices are the focus of this paper and for this reason we extract and emphasize this particular case from the general framework of Section 2. To carry out differentiations, in specific cases (in particular in the a-p devices discussed later) we will need to assume that h is twice differentiahle.
Definition 2.
A second order device is a circuit element which admits a second order description, but not a first order one.
As discussed in Section 2, ruling out first order descriptions in Definition 2 is necessary for the sake of consistency. For instance, voltage-controlled memcapacitors and current-controlled meminductors, as introduced in [5] , are (in our terms) defined by second order descriptions a = p,(<p) and p = n(q). However, using a' = q, p' = <p by differentiation we discard a and p in the corresponding first order descriptions q = C(<p)v and p = L(q)i. These descriptions only involve (some of) the first order variables q, p, i and v and the devices are therefore first order ones. This is also the case for their fully nonlinear counterparts, defined by q = u(p,v) and p = 0(q, i) [14] . Things will be different for charge-controlled memcapacitors and flux-controlled meminductors, for which there is no chance to eliminate a second order integral variable (a or p, respectively).
Charge-controlled memcapacitors.
A charge-controlled memcapacitor is a second order device defined by a characteristic of the form
where v is a differentiahle map for which neither of the derivatives |^, |^ vanishes identically. In particular, when v is time-invariant and linear in q, one gets the device discussed by Di Ventra et al. in [5] , for which the characteristic (4) reads as v = E(a)q and arises as the differentiated form of a relation p = a(a). Here E is the inverse memcapacitance (or elastance), which introduces memory effects in the circuit because of its dependence on a. In general, the zero-crossing property reads as u(a, 0, t) = 0, and the incremental inverse memcapacitance E(a, q, t) is defined by the partial derivative v Q' '. Notice that when v is time-invariant and linear in q, we have
Flux-controlled meminductors. The dual device is a flux-controlled meminductor, which is a second order device governed by the characteristic
where x is a differentiahle map such that neither of the derivatives -^, -^ vanishes identically.
The zero-crossing property is now %(p, 0,i) = 0. If \ is time-invariant and linear in p, we get again the corresponding device discussed in [5] , with a characteristic i = 7Z(p)<p which is the differentiated form of q = (3{p). Here 1Z is the inverse meminductance (or reluctance). In the fully nonlinear case, the incremental inverse meminductance is TZ(p, <p,t) = Q^' .
From the descriptions (4) and (5) (6) which is also a second order device description in which p is no longer present. In light of (6) (2), but on the second order variable a.
Classical vs. memory devices
The fully nonlinear memristors, memcapacitors and meminductors discussed above provide an extension of the six types of classical nonlinear devices, as detailed below. For notational simplicity we assume all devices to be time-invariant. Note that all the memory devices involve one additional dynamic variable with respect to their memoryless counterparts, namely q or <p for memristors, <p or a for nienicapacitors, q or p for meminductors. In other terms, the state order increases by one in all cases when going from the classical (memoryless) setting to the memory-based one. This additional variable is responsible for the memory effect in items 1, 2, 3 and 5 above; in the cases 4 and 6, both a and q, or p and <p, may incorporate the memory effect.
Non-degeneracy
The taxonomy presented in subsection 3.2 makes it worth analyzing in more detail the family of circuits defined by the devices listed in items 1-6. We present in Theorem 1 (subsection 4.5) non-degeneracy conditions for such circuits. We say that a nonlinear circuit is non-degenerate if the set of trajectories defines a manifold whose dimension (the so-called state dimension) equals the sum of the state orders of its devices. We illustrate the different notions and results by means of the running example presented at the end of the Introduction.
Topological degeneracies
The non-degeneracy notion involves a two-fold requirement; the first one is that the circuit displays no topological degeneracies, which would drive the state dimension below the sum of state orders since they restrict the admissible values of voltage drops in capacitors/memcapacitors or the currents in inductors/meminductors. In this context, topological degeneracies are loops formed by voltage sources, capacitors and/or memcapacitors (find an example in Figure 2 , obtained after short-circuiting R\ and R2 in Figure 1 ), and cutsets defined by current sources, inductors and/or meminductors (a simple example defined by a current source and an inductor is depicted in Figure 3 The second requirement is that the devices' characteristics do not display singularities in order to guarantee that the dynamics is well-defined around any operating point; cf. [20, 21, 22] and references therein. A simple example of a singularity is obtained after adding a tunnel diode in parallel to the aforementioned IL-connection, as in Figure 3 
= I-ii-^vi).
(7a)
Near the singular values v¡ = V\ or v¡ = v 2 , we cannot solve for v¡ in (7b), since V\ is a local maximum of 7 and therefore there is no local inverse of this function; the same happens around the local minimum at v 2 . In circuit-theoretic terms, not even locally there is a chance to describe uniquely the voltage in terms of the current near the extrema of a tunnel diode characteristic. This leads to an impasse phenomenon which is well-studied in the circuit literature; find details in [20, 21, 23 ].
Devices
For notational simplicity we will describe each one of the pair of devices in items 1-6 above by its memory version, in the understanding that e. groups together current-controlled inductors and meminductors, and i mip = Xm<f(p m <f,<-Pm<f) describes both flux-controlled inductors and meminductors. Note that here and in the sequel all subscripts are meant to distinguish group of devices: m corresponds to current-controlled resistors and g-memristors; w stands for voltage-controlled resistors and (/>memristors; mc represents voltage-controlled capacitors and memcapacitors; mq denotes charge-controlled capacitors and memcapacitors; ml corresponds to current-controlled inductors and meminductors; imp denotes flux-controlled inductors and meminductors; finally, we will use u and j as subscripts for voltage and current sources, so that v u , i u are the voltage and the current in voltage source branches and Vj, ij are the voltage and the current in current source branches. It is also worth emphasizing that all variables and maps will in general be vector-valued (see e.g. (34) and (35) for the running example).
With this notation, we define the generalized incremental resistance, conductance, capacitance, elastance, inductance and reluctance matrices as the matrices of partial derivatives
Provided that there is no coupling effects among the memory and the memoryless version of each set of devices (e.g. among memcapacitors and capacitors), each one of these matrices amounts to a block-diagonal composition of two submatrices; for instance, M = blockdiag(M, M), where M denotes the incremental resistance matrix for current-controlled resistors and M is the incremental memristance matrix for g-memristors. Note that M depends on q m but M does not. Analogously, the remaining matrices have the structure
The matrices M and W will be positive definite everywhere (cf. the Appendix). This positive definiteness assumption means that memristors and resistors are strictly locally passive. In turn, C, E, L and TZ will be assumed to be invertible (and the corresponding devices termed nonsingular accordingly).
Devices in the running example. In the running example ( Figure 1 ) we will assume that the memcapacitor is a charge-controlled one; the most general setting follows from the assumption that its characteristic has a fully nonlinear form
with Ci2 = T^ • Note that the circuit only includes one memcapacitor and therefore u V oq mg J (resp. i mq ) will correspond to v Cl2 (resp. i Cl2 )-The description of the device also involves the differential relations
Both memristors are flux-controlled by relations of the form
As detailed in [18] , the memductance has the expression Wk(p) = Wocos(kop) for certain constants Wo, ko-The model must also take into account the differential equations
The nonlinear inductors coming from the Josephson junctions (see e.g. [24] ) are flux-controlled, with a characteristic of the form 
Resistors and capacitors are linear, their characteristics just reading as
For capacitors we also need the differential relations
Finally, we will denote by V\(t), V^(i) and Vuit) the voltage at the sources. In later analyses we will mainly focus on strictly locally passive cases, in which the incremental memductances, resistances, capacitances and inductances are positive. We will also assume that the running example has no coupling effects. However, just for illustrative purposes regarding the form of the matrices introduced in (8) above, let us assume for a while that there is a capacitive coupling (with parameter C K ) among the memoryless capacitors C\ and C2, but that none of them is coupled with the memcapacitor Cu-This would confer the matrix C the structure in the notation introduced right after (8) . In the sequel we exclude coupling effects, so that C K = 0.
Circuit model
With the notation explained at the beginning of subsection 4.2, a general model for circuits including the devices listed in items [1] [2] [3] [4] [5] [6] 
which govern the dynamics of reactive and mem-devices. We refer the reader to the Appendix for the definitions and basic properties of the reduced loop and cutset matrices B and Q arising in (17a) and (17b). These equations express Kirchhoff laws; within them, we have split B and Q according to the nature of the different columns, that is, B m comprises the columns of B corresponding to g-memristors and current-controlled resistors, B w corresponds to i^-memristors and voltage-controlled resistors, etc.
Details concerning the circuit model of the running example are given later, but the reader can check e.g. that, orienting all horizontal branches in Figure 1 left-to-right and all vertical ones top-down, a counterclockwise orientation in the loop defined by all three capacitors, the resistors R\ and R 2 and the three voltage sources yields the relation
Analogously, as an example of Kirchhoff's current law, the reader can check that the cutset defined by all vertical branches in Figure 1 (cf. also Figure 5 ) yields
Fundamental matrices
The reader can find in the Appendix elementary properties of the reduced loop and cutset matrices B and Q. Below we will make use of the so-called fundamental loops and cutsets defined by a spanning tree in a connected circuit: indeed, every cotree branch or link defines a unique (so-called fundamental) loop together with some tree branches or twigs and, analogously, every twig defines a unique (fundamental) cutset together with some links. This confers the corresponding (again called fundamental) loop and cutset matrices the form
for a certain submatrix K; find examples in (23), (25) . In the choice of the tree arising in the proof of Theorem 1, we will also make use of the fact that, in the absence of loops defined by branches of a certain type (to be referred to as type A-branches) and of cutsets of branches of another type (to be called 5-branches), a spanning tree can be constructed in a way such that all A-branches are twigs and all 5-ones are links [25] . Specifically, we will use this result with voltage sources, memcapacitors and capacitors as A-branches, and current sources, meminductors and inductors as £>-branches. Now let us split the branches of a connected digraph into four disjoint sets S¿, i = 0,..., 3, where So and Si are links and S 2 and S3 are twigs of a given spanning tree. Write the fundamental matrices as
Here, the rows of B (resp. of Q) correspond to the fundamental loops (resp. cutsets) defined by So and Si (resp. S 2 and S3) branches, in this order; in both matrices, the columns correspond to So, Si, S 2 and S3 branches. In Theorem 1, So-branches will correspond to current sources, inductors and meminductors; S'i-branches will be link resistors and memristors; ^-branches will be twig resistors and memristors; and finally SVbranches will be voltage sources, capacitors and memcapacitors. For later use, the following lemma captures the effect on the above-introduced matrices of the contraction (short-circuiting) of certain twigs and the removal (open-circuiting) of some links. The running example will be used to illustrate this result later on. 
Proof. Note first that after the removal of the So-branches the digraph remains connected, with links defined by Si and twigs by S 2 and S3. This removal does not affect the fundamental links defined by the Si branches, the fundamental matrices of this "intermediate" digraph then being
Note that the columns defined by KQ Q and K^x disappear from the cutset matrix because the removal of the So-branches actually modifies the structure of some cutsets. The dual operation is the contraction of the S'3-twigs, which yields a reduced digraph with links in Si and twigs in 5*2. This contraction does not affect the fundamental cutsets defined by ^-branches and the resulting fundamental matrices are those depicted in (21); again, the fact that Ku does not appear in the loop matrix reflects that some of the fundamental loops are modified due to the contraction of the S'3-branches.
• Fundamental matrices for the running example. In the circuit example of Figure 1 , we will work with the spanning tree defined by C\, Cu, C 2 , R\, V\, Vu and V2 (cf. Figure 4) . Note the absence of loops formed by voltage sources, capacitors and/or memcapacitors (say, type-A branches) and of cutsets defined by current sources, inductors and/or meminductors (type-5 branches; in this case these amount to inductors), which makes it possible to choose the spanning tree in a way such that all voltage sources, capacitors and the memcapacitor are twigs, whereas the inductors are links.
To understand the notion of a fundamental loop/cutset, the reader can e.g. check that the fundamental loop defined by the link R 2 comprises all twigs, whereas the one defined for instance by the link L 2 includes the twigs C\ 2 , C\, R\, V\ and V\ 2 . Notice the difference e.g. with the loop defined by L 2 , C2, R2 and V2, which is not fundamental (with respect to the spanning tree specified in Figure 4 ) since it includes two links (L 2 and R2). Analogously, the fundamental cutset defined by the twig R\ includes the links W\, L\, R 2 , L 2 and W2, cf. Figure 5(a) ); by contrast, the cutset defined e.g. by W\, L\, R\ and Cu is not fundamental because it includes two twigs, namely R\ and Cu-The fundamental cutset defined by the twig Cu comprises the links R2, L 2 and W 2 . For illustrative purposes note e.g. that, in the latter case, the removal of the cutset branches, namely Cu, R2, L 2 and W2, yields two connected components, the first one defined by W\, L\, C\, R\, V\, Vu and V 2 and the second one just by C2. -K T , with K With respect to the form depicted in (20) , note that the left 7x5 block of Q is given in (24) .
In (25) , the first row indicates that the fundamental cutset defined by R\ includes R 2 , W\, W 2 , L\ and L 2 (cf. Figure 5(a) ), and that all branches are oriented as the cutset itself; this orientation is defined, after the removal of the branches defining the cutset, from the resulting connected component at the top (C\, C\ 2 and C 2 ; cf. Figure 5(b) ) to the one at the bottom (defined by V\, V\ 2 and V 2 ). As indicated in Figure 5 , all cutset branches as well as the cutset are oriented top-down, hence the l's in the cutset matrix. (18)). Analogously, the first row of the Q-matrix leads to and this is Kirchhoff's current law for the fundamental cutset defined by R\ (cf. (19) ). The running example is also useful to illustrate Lemma 1. So-branches are in this case the two inductors L\ and L 2 ; S\ are the remaining links defined by the spanning tree of Figure 4 , namely, the resistor R 2 and the memristors W\ and W2; there is a unique ^-branch which is the twig resistor Ri, finally, the ^-branches are voltage sources, capacitors and the memcapacitor.
After removing the So-branches (the two inductors L\ and L 2 ) we get the circuit displayed in Figure 6 columns (the ones corresponding to L\ and L 2 not only from B but also from Q in (25)). Note that the fundamental loops defined by the S'i-branches (i? 2 , W\, W 2 ) are not affected by the removal of L\ and L 2 ; for instance, the first row of B reflects the fact that the loop defined by the link R 2 includes R\, C\, V\ and Vy¿ with the opposite orientation and Ci 2 , C 2 and V2 with the same orientation. The second step in Lemma 1 is the contraction of ^-branches, which in this case means short-circuiting in Figure 6 the memcapacitor, the capacitors and the voltage sources. This leads to the circuit depicted in Figure 7 . These are obtained by removing from both B and Q the last six columns (corresponding to C\, Ci2, C2, V\, V\2, V2) and, additionally, the last six rows from Q which correspond to the fundamental cutsets defined by these six devices.
Note that the matrices in (26) are defined by the links R2, W\ and W2 and the twig R\ in the reduced circuit of Figure 7 . Indeed, B captures the loops defined by the links R2, W\ and W2 (each one of them defining a loop with the twig R\), whereas Q just displays the cutset defined by R\ (which includes all links R2, W\ and W^)-
Non-degeneracy
We are now in a position to state and prove the non-degeneracy theorem.
Theorem 1. Consider a fully nonlinear circuit composed of • strictly locally passive voltage-and current-controlled resistors and q-and '^-memristors, • non-singular voltage-and charge-controlled capacitors and memcapacitors, • non-singular current-and flux-controlled inductors and meminductors, besides independent voltage and current sources. In the absence of topological degeneracies, the state dimension of the circuit equals the sum of the state orders of the different devices, and it is therefore defined by the total number of memristors, capacitors and inductors, plus twice the number of memcapacitors and meminductors.
Proof. We assume without loss of generality that the circuit is connected (otherwise, the reasoning applies in the same terms to each connected component). This result relies on the chance to express, using (17) 
Here and in (28) of the left-hand sides of (27a)-(27b) with respect to the variables we want to eliminate, that is,
<"mi Vw 1 vji) i-uc-
In order to assess the non-singularity of A in (28), we may assume from the topological nondegeneracy assumption that the reduced loop and cutset matrices B, Q are the fundamental matrices associated with a spanning tree which defines all voltage sources, capacitors and memcapacitors as twigs, and current sources, inductors and meminductors as links; there is no loss of generality in this assumption since any other loop and cutset matrices differ from the given ones only by a non-singular matrix factor (cf. the Appendix) and, therefore, such a change in B and/or Q within (28) would result in the premultiplication by a non-singular matrix factor, which would not affect the eventual non-singular nature of A. Now, according to Lemma 1,  by open-circuiting current sources, inductors and meminductors (So branches in the notation of Lemma 1), and short-circuiting all voltage sources, capacitors and memcapacitors (^-branches), we get a reduced circuit described by fundamental loop and cutset matrices which are obtained by removing the rows corresponding to the fundamental loops defined by current sources, inductors and meminductors in B, those corresponding to fundamental cutsets defined by voltage sources, capacitors and memcapacitors in Q, and all the columns corresponding to voltage and current sources and to reactive elements (inductors, meminductors, capacitors and memcapacitors) in both matrices. Note that here we do not need to use the link/twig ordering of columns presented earlier in order to introduce fundamental matrices.
By construction, the matrix A in (28) Both factors on the left-hand side of (31) must then be non-singular; this conveys the nonsingularity of A and A. As indicated above, this makes it possible to apply the implicit function theorem at the operating point to eliminate all branch currents and voltages, yielding a local description of the circuit differential equations in terms of the dynamic variables listed at the beginning of the proof. The number of these variables equals the total number of memristors, capacitors and inductors plus twice the number of memcapacitors and meminductors, and the claim is proved.
• Theorem 1 may also be seen, in DAE terms (cf. the Appendix and [22, 27, 28, 29] ), as an indexone characterization of second order mem-circuits. We will exploit this point of view later in Section 5.
Model reduction and state dimension in the running example. The goal of the reduction process is to rewrite all branch voltages and currents in terms of the differential variables a mq , q mq , ip Wl , Lp W2 , Lp^, ipi 2 , q Cl and q C2 . This must be done by using on the one hand the relations (9), (11), (13) and (15) and, on the other, Kirchhoff laws in the form Bv = 0 and Qi = 0, where B and Q are the loop and cutset matrices given in (23) and (25) (23) . Once this rewriting is performed, one gets from (10), (12), (14) and (16) an explicit state space model for the dynamics, and hence the state dimension of this model will be eight; two degrees of dynamic freedom are contributed by the memcapacitor and one by each one of the memristors, capacitors and inductors. This can be proved feasible as a consequence of the nondegeneracy result stated in Theorem 1; in the sequel we check this in practice.
To do so, notice that the reduction (27) where and Qc, Q mq and Q u are given accordingly from the identity block defined by the last seven columns of (25) . Note that all these submatrices are constructed from the columns of B and Q in (23)- (25) and the passivity assumption on resistive and memristive devices, which implies R^ > 0, H4 > 0 (k = 1,2), makes this determinant non-null. This guarantees the non-singularity of A, hence of A, and the feasibility of the whole reduction process. Note finally that A has the structure depicted in (29), with
Here B m and Q m come from the last and first columns of B and Q in (26), whereas B w and Q w come from the second and third ones, following the branch ordering R 2 , W\, W 2 , R\ specified there.
Dynamical features of a family of R-MC-ML circuits
In this Section we examine a family of nonlinear circuits exhibiting rich dynamics and defined by the series connection of a charge-controlled memcapacitor, a flux-controlled meminductor and a linear resistor closed on a short circuit. The failure of some of the assumptions supporting Theorem 1 will lead to structural changes and interesting bifurcation phenomena. Further analysis of this type of behavior is in the scope of future research. We assume as in [5] that the mem-devices are defined by two-variable differentiable relations, namely tp mc = a(a mc ) (together with o' mc = q mcj q' mc = i mcj ^' mc = v mc ) for the memcapacitor, and q mi = (3{p m i) for the meminductor (besides p' ml = Lp mh Lp' ml = v mh q' ml = i mt ). Both devices are assumed to be strictly locally passive (so that a'(a mc ) > 0 and f3'(p m i) > 0 everywhere) and a and (3 are assumed to be surjective (a function / : E -• E is said to be surjective or onto if for all real number y there exists an x such that f(x) = y,& condition equivalent under the assumptions above on a and (3 to lim^-oo f(x) = -oo, lim^oo f(x) = oo). We will first suppose that the resistor in series is a linear one with resistance R, and later on with conductance G, to examine what happens if R or G eventually vanish and become negative.
Focus first on the case defined by a resistor with resistance R. The state order of both mem-devices is two and, at least when R > 0, the state dimension of the circuit should be four, according to Theorem 1; actually, a state equation will be formulated in terms of a mc , q mc 
This system has indeed state dimension four. In this case, R becoming null or negative does not affect the state dimension, although from the dynamical point of view the vanishing of R will result in the bifurcation phenomenon addressed below. System (37) has two peculiar features. First, equilibria are not isolated, defining instead an equilibrium surface given by q mc = Lp m i = 0 (lines of equilibria have been already observed in circuits with memristors [10, 19, 26] ). Second, the dynamics is foliated by a family of invariant surfaces which is parameterized by two constants fa, fa-To see this, recast The two-dimensional dynamics in such invariant surfaces can be described in terms of a mc and p m i from (37a) and (37c), namely
The whole foliation of the phase portrait is not affected by the eventual vanishing of R; however, when R becomes null and eventually negative, the stability of the equilibrium in all invariant surfaces changes. This is an easy consequence of the expression for the eigenvalues of the matrix of partial derivatives of the right-hand side of (37), namely These two eigenvalues characterize the linear stability properties of the (unique) equilibrium in each invariant surface, and can be equivalently obtained from the matrix of partial derivatives of the right-hand side of (38).
It is easy to check that if R is small, specifically if \R\ < 2y/a'//3' then the radicand in (40) is negative. This means that for small R the eigenvalues have a non-trivial imaginary part ±iy/\(R/3') 2 /4: -a'/3'\. The real part is -R/3'/2 and therefore as R decreases through zero the pair of eigenvalues crosses the imaginary axis towards the right-half plane, yielding a stability loss as in the well-known Hopf bifurcation. The case in which the resistor is defined by the conductance G leads to a more intricate local behavior near G = 0 (if G ^ 0 then the dynamics amounts to the case discussed above, with R = 1/G). Now the dynamics near G = 0 is described by the DAE (cf. the Appendix) 4 = Qmc (41a) The case G < 0 rules out the passivity assumption on resistors in Theorem 1. Without this assumption, we are no longer guaranteed that a state-space description in terms of an explicit ODE is feasible; indeed, when G vanishes there will be a drop in the number of finite eigenvalues characterizing the linearized problem and this will be responsible for another type of bifurcation, as detailed below. It is worth emphasizing that the case G = 0 models an open-circuit in the linearized circuit.
The eigenvalues of the linearized problem are given by the spectrum of the matrix pencil (cf. [22, 27, 28, 29, 30] Provided that G is small (specifically, if \G\ < y/P'/(2ya')), the radicand in (43) is positive and hence for small, non-vanishing G both eigenvalues are real. On the other hand, if G = 0 then the determinant of (42) amounts to A 3 //; now there is only one additional finite eigenvalue, which also vanishes. This corresponds to a double eigenvalue transition in (43) as G decreases through zero; one of the pencil eigenvalues diverges through oo, whereas the other one crosses the origin along the real axis. In more detail, as G > 0 (resp. G < 0) tends to zero, one real eigenvalue tends to -oo (resp. to +oo). At the bifurcation value G = 0 the matrix pencil displays one additional infinite eigenvalue (cf. the Appendix): this divergence through oo is reminiscent of a singularity-induced bifurcation [31, 32] , which in this case coexists with a (say, regular) zero-eigenvalue transition. This combined regular/singular bifurcation has not been reported in the literature and requires further study. A detailed analysis of this behavior and of other qualitative phenomena arising in the dynamics of second order mem-circuits is in the scope of future research.
Concluding remarks
Memory devices are likely to play a relevant role in the evolution of electronics. The second-order circuit elements here discussed complete the extension of classical nonlinear devices, and their classification in terms of their differential and state orders should be of help in future theoretical developments. A systematic analysis of the dynamics of mem-circuits including second order devices, addressing stability issues and bifurcations, as well as the numerical treatment of such circuits, define promising lines of future research.
